INTRODUCTION'
In linear active circuits, the active element most often used is the operational amplifier (op-amp), whose main function in the circuit is to create a virtual ground, i.e., a node with a zero (or constant) voltage at its input terminal without sinking any current. Using op-amps with MOS input transistors, the op-amp input current at low frequencies can indeed be made extremely small; however, the input voltage of a practical op-amp is usually significantly large (typically of the order of 1-10 mV), since it is affected by several nonideal effects. These include noise (most importantly, l / f and thermal noise), the inputreferred dc offset voltage, as well as the signal voltage needed to generate the desired output voltage of the op-amp. Normally, the thermal noise occupies a wide frequency band, while the l / f noise, offset and input signal are narrowband low-frequency signals.
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The purpose of the circuit techniques discussed in this paper is to reduce the effects of the narrow-band noise sources at the virtual ground of an op-amp stage. By reducing the low-frequency noise and offset at the op-amp input, hence the dynamic range of the circuit is improved; by reducing the signal voltage at the virtual ground terminal, the effect of the finite low-frequency gain of the op-amp on the signal-processing characteristics of the stage is decreased. Both improvements are especially significant for low-supply voltage circuits, which have limited signal swings and where the op-amp gain may be low since headroom for cascoding may not be available. The proposed techniques are applicable to such important building blocks as voltage amplifiers, ADC and DAC stages, integrators and filters, sample-and-hold (S/H) circuits, analog delay stages, and comparators.
Sections I1 and I11 present the two basic techniques that are used to reduce the offset and low-frequency noise of opamps, namely the autozero (AZ) and chopper stabilization (CHS) techniques. A clear distinction is made between autozeroing, which is a sampling technique, and CHS, which is a modulation technique, mainly with respect to their effect on the amplifier broadband noise. The correlated double sampling (CDS) technique is described in Section I1 as a particular case of AZ where, as its name indicates, the amplifier noise and offset are sampled twice in each clock period. Then, Section IV treats the most important practical issues at the transistor and circuit level that are faced when implementing the offset and noise reduction techniques discussed previously. Section V presents fundamental building blocks that are used for sampleddata analog signal processing. They are all realized as switched-capacitor (SC) circuits and therefore exploit the CDS technique not only for reducing the offset and the llf noise, but also to lower the sensitivity of presented. An example of the use of the CHS technique to realize a low-noise and low-offset micropower amplifier for intrumentation applications is presented in Section VI. Finally, a summary is given in Section VII, where the two techniques discussed in this paper are compared.
AUTOZEROING AND CORRELATED DOUBLE SAMPLING TECHNIQUES
In this section, the principle of AZ and CDS techniques will be introduced and their effect on offset and noise analyzed.
A. Basic Principle
The basic idea of AZ is sampling the unwanted quantity (noise and offset) and then subtracting it from the instantaneous value of the contaminated signal either at the input or the output of the op-amp. This cancellation can also be done at some intermediate node between the input and the output of the op-amp, using an additional input port defined as the nulling input and identified with the letter N in the schematics of Fig. 1 .
If the noise is constant over time (like a dc offset) it will be cancelled, as needed in a high-precision amplifier or high-resolution comparator. If the unwanted disturbance is low-frequency random noise (for example, l/f noise), it will be high-pass filtered and thus strongly reduced at low frequencies but at the cost of an increased noise floor due to aliasing of the wideband noise inherent to the sampling process. The general principle of the AZ process will first be described considering only the input referred dc offset voltage V,, and will then, be extended to the input referred random noise voltage Kv.
The AZ process requirles at least two phases: a sampling phase (41) during which the offset voltage V,, and the noise voltage r /~ are sampled and stored, and a signal-processing phase ( 4 2 ) during which the offset-free stage is available for operation. The two major categories of AZ are shown in Fig. 1 . During the samipling phase (shown in Fig. l) , the amplifier is disconnected from the signal path, its inputs are short-circuited and set to an appropriate common-mode voltage. The offset is nulled using an auxiliary nulling input port N by means of an appropriate feedback configuration andlor a dedicated algorithm. The control quantity x, is next sampled and stored, either in an analog form as a voltage using a S/H stage [ Fig. l(a) ] or in a digital form, using for example a regi,ster [ Fig. l(b) ]. The output V,,, is forced to a small value in these particular configurations. The input terminals of the amplifier can afterwards be connected back to the signal source for amplification. If it is used under the same conditions as during sampling, the amplifier will ideally be free from any unwanted offset.
B. The EfSect of AZ on the Noise
The autozero principle can be used not only to cancel the amplifier offset but also to reduce its low-frequency noise, for example l/f noise. But unlike the offset voltage, which can be considered constant, the amplifier's noise and particularly its wideband thermal noise component is time-varying and random. The efficiency of the AZ process for the low-frequency noise reduction will thus strongly depend on the correlation between the noise sample and the instantaneous noise value from which this sample is subtracted. The autocorrelation between two samples of l / f noise separated by a time interval r decreases much slower with increasing r than it does for white noise, assuming they have the same bandwidth. The AZ process is thus efficient for reducing the l / f noise but not the broadband white noise.
Another way of looking at the effect of AZ is to note that it is equivalent to subtracting from the time-varying noise a recent sample of the same noise. For dc or very lowfrequency noise this results in a cancellation. This indicates that AZ effectively high-pass filters the noise.
In addition to this basic high-pass filtering process, since AZ is a sampling technique, the wideband noise is aliased down to the baseband, increasing the resulting in-band power spectral density (PSD) unless the system is already a sampled-data one.
The effects of AZ on the amplifier's noise can be better understood by analyzing the simple circuit shown in Fig. 2 , where source V~J may represent the noise at the output of the amplifier in the autozero phase [see, i.e., Fig. 21(a) 
It imposes a zero at the origin of frequency axis that cancels out any dc component present in V, ( t ) . The other transfer functions IHn(f)12 for R # 0 are derived in the Appendix. Their shape depends on the duty cycle d, but they all merge to a common function in the case the AZ time TAZ can be considered much smaller than the hold
for n # 0 and TAZ << Th Fig. 3 .
where sinc (x)
The PSD at the output of the AZ circuit clearly depends on the PSD of the source which is autozeroed. The low-frequency input-referred noise PSD of an amplifier generally contains both a white and a 1l.f noise component. It can be written in the following convenient form: Aliasing of an ideally low-pass filtered white noise having where SO represents the white noise PSD and f k is the corner frequency, defined as the frequency for which the:
l/f noise PSD becomes equal to the white noise SO. The comer frequency of amplifiers having MOS input devices can be relatively high (typically ranging from 1 kHz to as high as 100 kHz), which means that in the absence of aliasing the input noise is often dominated by the l / f noise component in the frequency range of interest. The effect of AZ will be examined separately for each of these PSD components, starting with the white noise. The foldover component defined by (2) can easily be calculated if the amplifier's broadband white noise is considered as an ideally low-pass filtered white noise having a bandwidth equal to B. The aliasing effect introduced by the sampling process in this case is illustrated in Fig. 4 for BT, = 2 (i.e., for a noise bandwidth B = four times the Nyquist frequency). Fig. 4 clearly shows the effect of undersampling the broadband white noise: the original noise power spectrum is shifted by multiples n of the sampling frequency and summed, resulting in a white noise of PSI) value approximately equal to NSo, where N is the integer closest to the undersampling factor defined by 2BT,. Thus
The signal corresponding to (7) has no physical reality since its power is infinite. The power is actually bounded by the sinc' (rfT,) function introduced by the hold operation. The foldover component in the Nyquist range is then simply derived from (7) by subtracting the original band ( n = 0) and multiplying the remainder by the sinc' (rfT,) function[:
This result can be extended to the case of a first-order low-pass filtered white noise with a PSD
where f c is the 3-dB noise bandwidth, which typically corresponds to the amplifier gain-bandwidth product when the noise is sampled with the op-amp in a unity-gain configuration. Therefore, f c is generally much larger than the sampling frequency Jf, = l / T s . The detailed analysis given in [SI shows that (8) also holds for the foldover component of a first-order low-pass filtered white noise if B is replaced by the equivalent noise bandwidth defined by
B E -S N -w h i t e (f ) df
If the undersampling factor 2BTs = 7r fcTs is much larger than unity, the foldover component dominates, since the baseband term I HO ( f ) I ' is bounded by 1.6. The autozeroed white noise is thus dominated by the aliased broadband noise component and cart be approximated by
The PSD of a first-order low-pass filtered white noise having a bandwidth five times larger than the sampling frequency2 ( fcTs = 5) and the different PSD components resulting from the AZ process are plotted in Fig. 5 . It clearly shows that the autozeroed noise PSD is dominated by the foldover component in the Nyquist band (1 f T, 1 5 0.5).
A similar analysis can be carried out for a first-order low-pass filtered l / f noise having a PSD given by As shown in Fig. 6 , the input l/f noise i s zeroed, removing the original divergence of the 1/ f noise occurring at the origin of frequency. Although l / f noise has a narrow bandwidth, it still has a1 foldover component due to the aliasing of all the tails of the l/f noise. This foldover component and the original baseband PSD are plotted in Fig. 6 for fcTs = 5 and for a corner frequency equal to the sampling frequency ( f k T , = I).
The foldover component for the l/f noise can be approximated [8] in the N:yquist range by
Comparing Sfol+.l/f to the corresponding term obtained for the white noise (8): it can be seen that it increases proportionally to fcTs for the white noise, but only logarithmically for the l/f noise. The effect of aliasing on the 1/ f noise is thus not as dramatic as on the broadband white noise.
The PSD at the output of the AZ circuit at low frequencies, considering both t'he white and' the 1/ f component given by (6) and assunning rfcTs >> 1, can simply be obtained from (11) and (13): Effect of the AZ process on a first-order low-pass filtered l / f noise having a bandwidth where the total foldover component is given by total foldover term given by (15) is thus dominated by the l / f noise contribution for parameter values ( f k T s , f c T s ) falling in the region above this curve, while it is dominated by the broadband white noise contribution below the curve. For example, an amplifier a u k m~~e d at 100 H z and having a gain-bandwith product equal to 7 x f s = 700 kHz should have a corner frequency larger than 4.13 x f s = 413 kHz for the l / f noise foldover to dominate.
The corner frequency for which the l / f noise foldover component [given by (13) ] is equal to the foldover component coming from the white noise [as given by (S)] is plotted against the normalized white-noise bandwidth in Fig. 7 
input referred offset
This demonstrates that in most practical cases the foldover component is dominated by the broadband white noise.
In conclusion, it was shown in this section that the A 2 process not only cancels the amplifier's offset, but it also strongly reduces the amplifier l/f noise thanks tal the double zero introduced by the AZ baseband power transfer function. This improvement is obtained at the cost of an increased white noise foldover component due to the aliasing of the amplifier's thermal and as well as, l / f noise. In most practical cases, this foldover term is dominated by the aliased thermal noise component, which1 is approximately equal to the amplifier's original broadbandl thermal noise multiplied by the ratio of the equivalent noise bandwidth to the Nyquist frequency.
C. Residiml Offset
Next, the effectiveness of the stages of Fig. 1 in eliminat-. ing the effects of V,, will be discussed. Since the additional input used in the amplifiers of Fig. 1 for nulling the offset can either be a voltage or a current, it will generally be denoted as a control variable zc. Changing this input when the amplifier is in the sampling phase, as shown in Fig. 1 , allows the zeroing of the output voltage for a particular value of the control variable.
Let the input-referred offset Kos be defined as the output voltage during the offset sampling phase divided by the differential gain of the amplifier in the amplification mode. The relation between this input-referred offset and the control variable is schematically plotted in Fig. 8 , and is first assumed to be linear (see the continuous straight line in Fig. 8 ). Assume that the amplifier has an initial offset as shown in Fig. 8(a) . The appropriate feedback configuration or the dedicated algorithm will have to bring this offset very close to zero. When the loop has settled or the algorithm is completed, the control information is stored. During the storage process, there might be some error As, introduced into the control variable, due for example to charge injection by the sampling switch, or to the quantization error 
D. Correlated Double Sumpling
In the AZ principle deiscribed in Fig. 1 , the amplifier has to be disconnected from the signal path during phase $1 in t L . Waveforms appearing along the chopper amplifier for a dc input and an amplifier order to S/H its own offset and noise. It is therefore only available for amplification during phase 4 2 . Although this may be incompatible with continuous-time applications, it is well suited to sampled-data systems such as SC circuits where all the signals are sampled at the end of a phase and held during the complementary time interval. The amplifier can then be autozeroed while the voltages are held and connected back for amplification when needed [20] . After the A 2 phase, the output of the amplifier is then sampled again by the next stage (SC integrator or SC amplifier). There are thus two sampling operations: a first one to sample the amplifier noise and offset (AZ) followed by a second sampling of the signal and the instantaneous (or direct) noise of the amplifier in hold mode. Note that the AZ phase may require one additional phase [20] .
The CDS technique which has originally been introduced to reduce the noise produced in charged-coupled devices (CCD's) [13] , (141 can be described as an AZ operation followed by a S/H. It is widely used in sampled-data systems and particularly in SC circuits (see Section V).
Although the signal at the output of a circuit using CDS is now S/H, the effect of CDS on the amplifier offset and noise is very similar to that of the AZ process. The baseband transfer function Ho(fT,) still imposes a zero at the origin of frequency that cancels any offset and strongly reduces the 1/ f noise in the same way the AZ technique does. On the other hand, although the transfer functions for n # 0 are different from those obtained for the AZ process, the foldover component due to aliasing is comparable since the wideband noise has already been sampled once.
THE CHOPPER STABILIZATION TECHNIQUE
In this section, an alternative technique for the suppression of the low-frequency noise, called (for historic reasons) chopper stabilization (CHS), will be introduced. Its properties will be analyzed and compared with those of the AZ and CDS schemes.
A. Basic Principle
The CHS technique was introduced about 50 years ago to realize high-precision dc gains with ac-coupled amplifiers. These were originally constructed using vacuum tubes and mechanical relay choppers. When solid-state components became available, they were then made with modular and hybrid techniques. Now they can easily be realized on-chip by taking advantage of integrated switches.
Unlike the AZ process, the CHS technique does not use sampling, but rather applies modulation to transpose the signal to a higher frequency where there is no l / f noise, and then demodulates it back to the baseband after amplification. The chopper amplification principle is illustrated in Fig. 9 .
Suppose that the input signal has a spectrum limited to half of the chopper frequency so no signal aliasing occurs, and that the amplifier is ideal, with no noise or offset. This This means that the dc gain of the overall chopper amplifier is zero If the same constant delay is introduced between the input and the output modulators, t hLe output signal is again a rectified sine wave. This shows that in order to maintain a maximum de gain, the phase shift between the input and the output modulators has to match precisely the phase shift introduced by the amplifier. Since the noise and offset are modulated only once, they are transposed to the odd harmonics of the output chopping square wave, leaving the amplifier ideally without any offset and low-frequency noise.
B. The Effect of Chopping on the AmpliJier Noise
The effect of the chopper modulation on the amplifier noise can be analyzed from The output PSD, resulting from the summation of the replicas of the original spectrum shifted to the odd harmonics of the chopper frequency, is plotted in Fig. 12 for n = 1, -1, 3, -3 and for an amplifier cut-off frequency f c equal to five times the chopper frequency l/T. It can be approximated in the baseband (IfTI 5 0.5) by a white noise PSD which for fcT >> 1 which can further be approximated by Unlike the AZ technique, the chopper modulation does not introduce aliasing of the broadband noise, which for AZ causes the PSD in the baseband to increase proportionally with the ratio of the noise bandwidth and the sampling frequency. As shown by (17), the baseband PSD resulting from the chopper modulation is nearly constant (white noise), and it tends to the value of the input white noise SO for a large f,T. This is due to the fact that the noise is not sampled nor held, just periodically inverted without changing the general properties of the noise in the time domain. Although the chopper modulator output PSD results from a summation as for the S/H process, in the chopper modulation the replicas are multiplied by l / n 2 , making their contribution to the baseband decrease very rapidly.
The PSD given in (17) is plotted in Fig. 13 against the white-noise bandwidth normalized to the chopper frequency. It shows that the chopper-modulated PSD is always smaller than the PSD of the original white noise, and tends asymptotically to it for very large cutoff to chopper frequency ratios. It becomes equal to 90% of the original spectrum for fcT slightly larger than six.
The effect of the chopper modulation on the l / f noise can also be analyzed using (16), assuming a cutoff fre- Effect of the phase shift introduced by a second-order low-pass selective amplifier on quency much larger than the chopper frequency and an input PSD given by
The result of the summation is plotted in Fig. 14, which clearly shows that the 1 / f noise pole has disappeared from the baseband since it has been transposed to f l / T and to the odd harmonics of the chopper frequency. It also shows that the chopped l / f noise PSD can be approximated in the baseband by a white noise component
The total residual noise in the baseband for a typical amplifier input referred noise given by (6) can be obtained by adding (18) and (20), resulting in
According to (21) , a good compromise is obtained by choosing the chopper frequency equal to the amplifier comer frequency. The resulting white noise PSD increase is then less than 6 dB. Equation (21) has been verified experimentally on a breadboard circuit. The schematic is presented in Fig. 15(a) , and the measured input referred noise PSD with and without the chopper is shown in Fig. lS(b) . The chopper frequency was set equal to the amplifier corner frequency at l / T = f k = 1 kHz. The white noise component of the amplifier without the chopper was estimated to be 37 n V I 6 , and the theoretical white noise of the amplifier with the chopper active as calculatled from (21) was 50.4 n V l a which is very close to the measured result shown in Fig. 15 (b).
C. Residual Offset
Residual offset is mainly due to the nonidealities of the chopper modulators and more specifically of the input modulator. If the modulators are realized with simple MOS switches, these nonidealit Les will include clock feedthrough and charge injection (see Section IV-A for a discussion of these and other nonideal effects). More generally, any spikes caused by the modulator nonidealities and appeariing at the amplifier input will be amplified and demodulated by the output modulator, giving rise to a residual dc component. Since only the odd harmonics of the chopper frequency will contribute to the residual offset, the positive and negative spikes will have an odd symmetry (Fig. 16 ).
Since the time constant T of these parasitic spikes is generally much smaller than the half chopper period T/2, most of the spike energy appears at frequencies higher than the chopper frequency. The spectra of the signal resulting from such spikes and of a chopper-modulated signal at the amplifier input are shown in Fig. 16(b) . Since the spectral envelope is inversely prolportional to frequency, the output signal after amplification and demodulation is essentially reconstructed by the fundamental component. Using an amplifier with a bandwidth much larger than the chopper frequency results in a maximum gain approximately equal to the dc gain of the amplifier Ao, but also leads to a maximum output offset voltage, since almost all the spectral component of the spike signal will contribute. The input referred offset can be calculated assuming that 7 
where V&l~p is the amplitude of the spikes at the chopper amplifier input as shown in Fig. 16(a) . Keeping the same gain A0 in the passband, but limiting the bandwidth to twice the chopper frequency slightly lowers the overall dc gain to (8/7r2)A0 = 0.81A0, but greatly reduces the offset voltage referred to the input. The new value is which is much smaller than that given by (22), since 7 has been assumed to be much smaller than T/2. Therefore, the offset can be reduced drastically, without losing too much signal gain, by limiting the amplifier bandwidth to twice the chopper frequency. It can be shown that (23) also holds for a second-order low-pass or band-pass selective amplifier with its resonance frequency locked to the chopper frequency. This is essentially due to the phase characteristic of the selective amplifier. As illustrated in Fig. 17 , for a constant input signal V,,, and a low-pass selective amplifier, the fundamental component is delayed by a quarter of a period while all the harmonics are delayed by half a period, making their mean values equal to zero after demodulation. Since the offset is not further reduced by using higherorder selective filtering characteristics, the second-order selective amplifier is the best trade-off between circuit complexity and residual offset. Note that the band-pass selective amplifier is the simplest since it does not require any delay between the input and output chopper signals.
IV. PRACTICAL IMPLEMENTATION ISSUES

A. Nonideul Effects in Switches
The S/H circuit as well as the chopper modulator are most often realized using MOS switches. The MOS switch nonidealities include a nonzero and nonlinear on-resistance. However, the most important factors affecting residual offset are the following: clock feedthrough; 0 channel charge injection; sampled noise; leakage current. Clock feedthrough and channel-charge injection will be considered first.
Each time a switch is turned off, the charges in its conducting channel are released and removed through the MOS source and drain terminals (the fraction of charges that flows to the substrate can generally be neglected). The partitioning of these charges between the source and drain depends mainly on the ratio of the total capacitance CtL at the switch drain (the hold capacitor) and at the source In general, for slowly falling clock signals, the channel charge is divided unequally between source and drain, going mostly to the terminal showing the lower impedance.
In the case where the source or drain capacitance is much larger than the other, most of the charge flows to the larger capacitance. The charge qznJ injected into the hold capacitor is thus difficult to predict accurately. There are, however, circuit techniques which can reduce the effect of charge injection. The simplest one uses complementary switches in such a way that the charges released by one switch are absorbed by the complementary device building its channel. This technique is rather inefficient, since the matching between the channel charges of the n-MOS and the p-MOS devices is poor and signal dependent. This charge mismatch is further degraded by phase jitter between the two complementary clocks. Other more efficient strategies include:
1) making capacitance cP much larger than Ch (by adding an extra capacitor) and choosing a switching parameter much smaller than one (by choosing a slow clock transition) in order to attract most of the channel charge to C,, reducing qLrL3 almost to zero
[ Fig. 19(a) ]. This technique of course sets a limit on the maximum clock frequency. Furthermore, the charge flow due to the overlap capacitance CO, is still present; 2) making C, equal to Ch to force the channel charge to split equally between source and drain, and then compensating the injected charge by adding half-size dummy switches [ It should be noted that none of the previous described techniques offers a perfect charge-injection cancellation. Furthermore, the efficiency of the half-sized dummy transistor technique depends on a proper layout in order to insure a good matching and a first-order insensitivity to doping gradient. The technique which usually offers the best results is a combination of a fully differential structure and the half-sized dummy transistor technique described in 3) and 4).
It is also important to notice that the simulation of the charge injection effect at the transistor level using a circuit simulator such as SPICE often does not yield accurate results. This is mainly due to the problem of inaccurate charge conservation inherent to such simulators, combined with an incorrect modeling of the MOS transistor's intrinsic charges and of the partitioning of the channel charge between source and drain [37]- [43] . A clear discussion of charge conservation in MOSFET models and SPICE is given in [43] .
Each time the switch of Fig. 18 is opened, an additional error charge due to the thermal noise of the switch channel will be sampled on the hold capacitor C,,. The variance of this noise charge is equal to kTCh [l], 121, corresponding to a sampled noise voltage variance equal to kT/Ch.
For very long hold time andor for high-temperature operation [35] , the leakage current Ileak associated with the drain-to-bulk junctions also has to be taken into account, since it will discharge the hold capacitor and thus introduce an additional error into the sampled voltage.
The total error A V in the sampled voltage across the hold capacitor due to clock feedthrough, charge injection, sampled noise and leakage current is given by where T/iwlng is the swing of the clock signal and I k a k the leakage current of the drain-to-bulk diodes at the operating temperature. The attenuation factor Q < 1 accounts for the part of the total charge CozV&,lng coming from the overlap capacitor and flowing to ground instead of the hold capacitor. It is important to notice that all contributions appearing in (24) decrease if a larger hold capacitor is used. Since in most practical cases the second term of (24) dominates, the voltage change AV will be replaced by qun,/C,! in the following discussions.
B. The Open-Loop Offset Cancellation Principle
The simplest way to implement offset cancellation is to sample the offset at the output of the amplifier as shown in Fig. 20 . This technique is sometimes called output offset storage (00s) [21, [6] , [33] . During the AZ phase, the input switch SI and the output switch S2 are both connected to ground. Switch S2 is then opened and the offset voltage This technique is obviously effective only if the amplifier does not saturate during the offset-sampling phase. This requires that the output-referred offset remain smaller than the minimum saturation voltage. This is possible only if the amplifier gain is relatively small (typically, less than ten), or if C and S2 follow the first stage of the amplifier.
C. The Closed-Loop Offset Cancellation Principle
The open-loop offset cancellation principle is not well suited to high-gain amplifiers. It is usually preferable there Offset compensation using an additioiidl offset nulling to sense the amplifier's offset in a closed-loop configuration as shown in Fig. 21 . During the sampling phase, the amplifier is disconnected from the signal path and connected in a unity-gain configuration as shown in Fig. 21(a) Rcaliration of the nulling input port using an additional differential pair connected in It is thus nearly equal to the original offset divided by the amplifier dc gain, and is ultimately limited by the chargeinjection term q t n J / C . The latter could be reduced to a mismatch error of charge injections if a fully differential configuration ic used.
The amplifier is in general connected in a closed-loop configuration for amplification, and in an open-loop configuration when it is used as a comparator.
In the scheme described above, the amplifier is not available to the external circuitry during the offset sampling phase. This is not a major drawback for most applications. In case continuous-time amplification is required, the offsetfree amplifier can be duplicated and used in a time-shared ("ping-pong") operation 
D. Multistage Offset Storage
If high gain and speed is required, several single-stage amplifiers can be cascaded as shown in Fig. 22 [33] , [50] . The circuit of Fig. 22(a) operates as follows. In the offset sampling phase (shown in Fig. 22) , the negative inputs of all the amplifiers are connected to ground. Switch SI is then opened first, causing some charge to be injected into capacitor Cl, which results in an error voltage appearing at the negative input of the second amplifier. This error voltage can be viewed as a change in the input-referred offset voltage of the second amplifier and will thus be cancelled along with Vos:l. Subsequently, switches S2, S3, ..., SN are opened successively, so that the only offset voltage affecting the output is due to the charge injection of switch S N into capacitor C N . Since the total gain is equal to the product of the individual gains, the equivalent input-referred offset is which is obviously much lower than that obtained for a single-stage low-gain amplifier.
The circuit of Fig. 22(b) operates in a similar way. When switch SI opens, charge is injected onto capacitor CI resulting in an output voltage VI for the first amplifier equal to Vobl + Alqln,i/Cl for AI >> 1. When switch Sp opens, the sum of Vl, the offset voltage of the second amplifier Vosp and the charge injection voltage qzn32/C2 of switch S2 is stored on capacitor C2. The output voltage of the second amplifier when both switches S1 and S 2 are opened sequentially is thus independent of the voltage VI and is simply equal to for Vos2 + A2qlnJ2/C2 for A2 >> 1.
This means that neither the offset nor the charge-injection errors propagate along the amplifier chain. The output offset is therefore affected only by the last stage, and equals Vosiv + A N~~~~~N / C N .
Hence, the equivalent input-referred offset is given by which is again much lower than the offset obtained for a single-stage low-gain amplifier.
High-gain and high-precision amplifiers or comparators can thus be realized simply by cascading low-gain stages and performing an input or output offset cancellation. If the switches are opened sequentially, the output offset is only determined by the last stage. The equivalent input-referred offset can thus be made extremely small. It should be noticed that this is true only if the delay between the edges of the clock pulses controlling switches S1 to S,v is long enough to allow complete offset storage on the capacitors [6] . Note also that using a cascade of low-gain stages in a feedback amplifier may lead to stability problems.
E. Closed-Loop Offset Compensation Using an Auxiliary Input Port
The charge injection term appearing in (27) can be drastically reduced by storing the offset voltage at some intermediate node instead of at the amplifier input. The basic principle is that the gain AI from the signal input to the output is now higher than the gain A2 from the nulling input to the output. The voltage change at the nulling input due to charge injection is therefore divided by the ratio AI/A2 which can be set much larger than one.
The compensation is often realized using transconductance stages as shown in Fig. 23 . Amplifier A3 has been added to avoid loading the main amplifier with the hold capacitor C h and therefore slowing down the AZ process. This allows the reduction of the effects of charge injected by switch SI and of the kT/Ch sampled noise by using a large hold capacitor ch. It can also increase the compensation loop gain and therefore reduce the residual offset, as will be shown hereafter. In the case a compensation loop gain gm2 RL is sufficient, amplifier A3 can be a simple voltage follower.
Assume that the input terminals of the main amplifier are short-circuited and that the compensation loop is still inactive (switch SI is open). The output voltage is zeroed if the current 12 = -gm2Vc is equal to the current -11 = ,qmlVo,, i.e., if the control voltage V, is equal to -(gml/gm2)Vos. The ratio ,qml/,gm2 should be chosen such that the control voltage V,. is much larger than the offset at the input of gm2 introduced by the nonidealities of the compensation loop containing transconductor gm2 and amplifier AS. On the other hand, the maximum value V,-,,, of the control voltage before transconductor ,qm 2 saturates should be 
As already mentioned, the first term of (31) can be made small by choosing a sufficiently large loop gain A2A3, whereas the effect of charge injection is essentially determined by the ratio of the transconductances gm2 /grnl Assuming that the first term of (3 1) can be made negligible,, the minimum value of ratio gml/gm2 should then be chosen such that the current at the output of transconductor .ym2 due to charge injection remains smaller than the output currenl: of transconductor gml produced by the maximum toleratedl residual offset voltage:
c h
The ratio gr,,1/.ym2 is ihus limited by a lower bound set by the ratio of the voltage due to charge injection on Ch to the maximum acceptable residual offset. Its upper bound is determined by the ratio OF the maximum admissible contirol voltage before the gm2 transconductor reaches saturation to the maximum initial offset to be compensated. Therefore, it must satisfy
The minimum value of AzA3 should be such that the maximum residual offset due to finite gain remains smaller than the charge injection contribution:
< --leading to a condition on the gain Az:
A2 q t n j
~-
A2A3
Ai c h ( 
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There are several ways of realizing the additional nulling input port. 
F. Continuous-Tune AZ Ampli$ers
Some applications require continuous-time amplification and therefore the amplifier cannot be disconnected from the signal path in order to perform the AZ. This problem can be circumvented by duplicating the autozeroed amplifier and using one amplifier in its amplification mode while the other is being autozeroed. This time-sharing ("pingpong") technique has been successfully used and described in [25] , [26] . Nevertheless, switching the two amplifiers can result in spikes appearing at the output. This can be avoided by using another technique originally presented in [22] and recently used [35] . This scheme also uses two amplifiers as shown in Fig. 26 : a main amplifier which is never disconnected from the signal path and an autozeroed amplifier (nulling amplifier) controlling the nulling input of the main amplifier. The basic idea behind this circuit is to use a low-offset amplifier to sense the main amplifier's offset and generate a correction voltage that is applied to the nulling input of the main amplifier to cancel its own offset. The nulling amplifier is autozeroed during phase We shall next discuss the operation of the circuit in detail. During phase 41, corresponding to the state represented in Fig. 26 , the nulling amplifier is disconnected from the signal path and is autozeroed. Its autocorrection voltage is then sampled on capacitor C1 resulting in a control voltage VCl across C1 that is given by In the next phase 42, the inverting input of the nulling amplifier is connected back to the signal and its output is switched to the nulling input of the main amplifier. The output voltage of the main amplifier is given by Vout = Am(V+-V--Vm) +A,,% (37) where A, is the gain of the main amplifier from its signal input and A : = Am/&, is the gain from the nulling input.
Vr2 is the correction voltage applied to the nulling input which during phase 4, is given by The design criteria are very similar to those discussed in Section IV-E for the AZ scheme using an auxiliary input port.
As was suggested in [35] , the injection terms contained in AV,l and AVc2 can be reduced to a mismatch of injection by using a differential nulling input as shown in Fig. 24(a) or Fig. 25(a) . It should be noticed that during phase $2 the autozeroed amplifier has two forward signal paths: one directly through the main amplifier and the other through the nulling amplifier and the nulling input of the main amplifier. The dc gain is therefore equal to A, + AnAA, but generally reduces to A,AL corresponding to the gain from the input through the nulling amplifier and the main amplifier's nulling input.
The frequency responses of the main and nulling amplifiers must be designed so as to ensure that the autozeroed amplifier is stable during both phases. Stability during phase $1 requires that the main amplifier's primary input signal path and the nulling amplifier's auxiliary input signal path be unity-gain stable. The stability conditions during phase q !~~ depend on how the auxiliary inputs are realized. A detailed discussion of the stability of a particular implementation can be found in [35] .
It should be noticed that since voltages VCl and VC2 are generally not equal, a transient spike may appear at the amplifier output at the beginning of phase $2 when switch S2 is connected to capacitor C2. Assuming that no signal is present at the amplifier input, the instantaneous value of the amplifier output voltage during 4 2 after the transient has vanished might be slighly negative in order to compensate for a positive spike and maintain a zero mean value. Another potential problem is caused by signals that are near or equal to an integer multiple of the clock frequency and that appear at the virtual ground of the amplifier. Such signals are sampled on C2 at the end of phase 4 2 and may be aliased down to dc [35] . This will result in an apparent offset which is different than the should be proportional to the mean value of the voltage at the virtual ground node. This can be achieved by low-pass filtering the signal when sensing the main amplifier input voltage during phase $2. A way to implement this low-pass filter is to use an operational transconductance amplifier (OTA) instead of an op-amp for the nulling amplifier [35] as shown in Fig. 26 . The OTA is loaded by capacitor C2 which is generally an external capacitor and can therefore be chosen rather large, setting the cut-off frequency at a very low frequency. The linear range of the OTA should be chosen sufficiently large in order to avoid any saturation due the sum of the dc offset to be compensated and the parasitic signal to be filtered.
v. PRECISION BUILDING BLOCKS USING THE CORRELATED DOUBLE SAMPLING TECHNIQUE
This section presents some examples of basic building blocks such as S/H stages, voltage amplifiers, integrators, and filters, that use the CDS technique to reduce the amplifier's offset and noise as well as to lower the effect of the finite amplifier gain.
A. SC S/H and Voltage Amplifiers
The CDS technique described earlier in Section IV-C for AZ comparators can readily be applied to SC voltage amplifiers. Fig. 27 illustrates a conventional SC amplifier (Fig. 32) .
of 10 or more, the output offset may become a significant limitation on the permissible signal swing, especially i n1 a low-voltage technology. It also may introduce ADC or DAC offset which needs to be calibrated. If only the offset needs to be eliminated, the simple: amplifier stage introduced by Gregorian [51] may be usedl [ Fig. 28(a) ]. Here, during the $1 = 1 period, C1 charges to V,,,-V,,, and C2 to V,,5. Vollt is developed during the (62 = 1 interval. In this circuit, capacitors C1 and Cz are always, connected to the virtual ground node 0 , so if the inputreferred offset voltage is constant, then when the switches; driven by q52 close, the total charge entering node A is;
ClV,, + C2V,,,t = 0, which leads to the desired relation.
between V,,, and Vo?lt independent of Vas. However, as; Fig. 28(b) illustrates, during the (61 = 1 intervals the outpul is pulled to V,,, and the op-amp must have a high slew rate and fast settling time to enable Vollt, to slew back and forth.
at each clock transition. Also, the closed-loop gain of the. stage is still affected by the dc gain of the op-amp the same: way as in the circuit of Fig. 27 .
Note that the small "deglitching" capacitor C,, does no1 play a role in the signal charge redistribution. Its sole: purpose is to prevent glitches in the op-amp output by providing negative feedback during the brief intervals when the nonoverlapping clock phases are both low, and the feedback path of the op-amp is otherwise open-circuited 1521. A unity-gain buffer stage, which can be used as a simple S/H circuit, or as an analog memory, or as an analog delay stage, and which also utilizes CDS to reduce dc offset effects, is shown in Fig. 29 [53] . Here, C charges to V,,-V,,5 during $1 == 1 period, and is connected as a feedback branch during $2 = 1, causing VOut(n) = V,,, (n -1/2). As in the previous circuit, the op-amp output voltage is reset to V,, i n every clock period, and hence the slew-rate and settling-time requirements are difficult to meet for high clock rates. Also, the op-amp gain affects V,?L+. Note that the operation of this circuit does not depend on the exact value of its single capacitor.
An SC amplifier which does not require a resetting of the output in each clock period and also reduces the effect of the op-amp gain, and hence allows more relaxed o~p-amp specifications for lolw-frequency inputs, is shown in Fig. 30(a) [54] . In this circuit, the feedback reset switch is replaced by the elementary S/H branch consisting of C, and its two associated switches. Assume that the circuit is used as a noninverting amplifier, and hence the clock phases shown outside of the parentheses in Fig. 30(a) are valid. Then, when $2 -+ 1, G1 discharges into C2, and the vallid output voltage is generated. This voltage is stored in Cs.
When 41 + 1 next, Cs becomes the feedback capacitor, while C1 samples the difference between the input and the voltage at node 0 and G2 discharges. If the signal bandwidth is much smaller than f , / 2 , i.e., if the signal is significantly oversamplecl, then Vout does not vary much from one clock phase to the next. Thus for a finite dc Detailed analysis [S4] shows that the gain is now weakly frequency dependent due to the high-pass CDS effect on the virtual ground voltage, with the dc gain given by
A'!
As (42) demonstrates, the error term in the denominator of the transfer function is now proportional to AP2, rather than A-'. Thus the effective value of the op-amp gain as far as the dc gain is concerned is the square of the true value. Circuits with this property are called gain-enhanced or gain-squaring stages. Fig. 3 1 shows a differential-inputlsingle-ended-output SC amplifier incorporating the described principle [SS] . Its CMOS implementation exhibited an accurate stage gain and a total of about 10 mV output offset, a 0.1-0.2% signal distortion and a 50 dB CMRR, in addition to a very low op-amp gain sensitivity.
The circuit of Fig. 30 was also successfully used in an GaAs SC amplifier, where the op-amp gain was restricted by the technology used 1601.
The frequency dependence of the voltage gain of the compensated amplifier can be reduced, and thus the operation of the circuit extended to higher signal frequencies, by using the anticipatory compensation (predictiodcorrection) principle illustrated by the circuit shown in Fig. 32 [56] . Here, the precharging of the signal-processing capacitors is performed using the virtual-ground signal voltage that is expected to be present during the next amplification phase. This is achieved by essentially duplicating the SC branches used in the amplifier, and performing an anticipatory amplification step during the 452 = 1 phase. If V,, changes only when 41 + 1, the operation will be independent of the rate of change of V,,, and hence of the signal frequency. The effectiveness of this principle is illustrated in Fig. 33 , which compares the gain error versus frequency response!; of an uncompensated SC amplifier with that of the stage of Fig. 30 , and of the circuits of Figs. 32 and 36. The ratio of the dc op-amp gain to the desired stage gain wa!i about 30. As the curves illustrate, the dc gain error i!; higher for the anticipating stage (because the error term is now (1 + C1/C2)*/A2, rather than (1 + C1/C2)/A2 a!$ for the circuit of Fig. 30 , but the error remains essentially constant all the way up to f,9/4. The output voltage step for a constant input due to offset and finite gain is AV =I (1 + C1 /C2) (V,, -VOTLt/A). This is again typically of the order of 10 mV, not putting much strain on the op-amp.
The gain-enhancing property of CDS also helps to reduce the harmonic distortion caused by the nonlinear op-amp gain characteristics [74] . This is illustrated in Fig. 34 , which compares the output spectra of the amplifiers of Figs. 28 and 32 for a 4.4 V output sine-wave signal. The assumed op-amp gain characteristic is shown in Fig. 35 .
A different implementation of the anticipatory compensation principle, which uses an offset-storage capacitor C, playing a somewhat similar role to that of C in the autozeroed amplifier of Fig. 21 , is shown in Fig. 36 [57] . Its frequency response is very similar to that of the circuit of Fig. 32 , and is also included in Fig. 33 (bottom curve) .
The gain-compensating techniques described above can also be extended to the design of unity-gain buffers, Th1 stages and memory or delay stages. which does not require the resetting of the output voltage to V,, in every clock period [58] . Here, the reset switch is replaced by the S/H capacitor CO which holds the output voltage close to its previous value during the reset period. This also reduces the effects of the finite op-amp gain. Fig. 38 shows some experimental results demonstrating the speed improvements achieved by this scheme over tlhat of Fig. 29 [58] .
An even faster version of the circuit, which relies on anticipating rather than s1,oring the output voltage, is shown in Fig. 39 [59] . It is onliy practical to implement in fully differential form. In this circuit, the output signal tracks the input during the qhl = 1 interval without inverting it. Hence, the virtual ground voltage at the instant when 4 2 4 1 will have the required value, independent of the signal frequency.
An alternative approach to offset compensation, which can also include the Compensation of clock-feedthrough effects, but which does not enhance the effective value of Fig. 44 . Gain-and offset-compensated high-Q biquad but they perform also gain squaring at or near dc. Finally, the circuits using the anticipatory compensation scheme 3) tend to be even more elaborate, but they provide gain compensation over a wide signal-frequency range. This improves the linearity of the stage. The use of more switches may, however, increase the sampled wideband noise in the output signal of these circuits. 
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B. SC Integrators and Filters
The compensation schemes described in Section V-A are, with minor modifications, applicable also to SC integrators.
As an overview of Section V-A reveals, these schemes fall into the following categories: As discussed above, the circuits using techniques 1) and 4) are relatively simple, but they cannot provide finite-gain compensation. Those using scheme 2) are more complex, Next, we shall briefly discuss how these CDS techniques can be used in SC integrators. In Fig. 28(a) , by eliminating the switch grounding the right-side terminal of (32 during reset, an offset-(but not gain-) compensated integrator results [51] . Similarly, it is possible to leave out the grounding switch of (32 in the circuit of Fig. 30(a) to obtain an offset-and gain-compensated SC integrator [61] . However, the charge flow into node A from C 1 as 41 + 1 is now not balanced by an equal and opposite charge from C2 as in Fig. 30(a) , and hence, the gain compensation becomes inaccurate. This problem can be solved for an inverting integrator by a slight change in the switching arrangement for C, [54] , as shown in Fig. 41 . For noninverting integration, a slightly more elaborate circuit is needed [54] .
Similarly, the wideband amplifier of Fig. 32 can be transformed into a gain-and offset-compensated integrator [56] by eliminating the switches discharging the feedback capacitor C2 (Fig. 42) .
Efficient gain-and offset-compensated integrators can also be obtained by using an offset-storage capacitor C,. Fig. 43 can also be used as a delayfree inverting integrator, by changing its switching scheme and choosing the value of CI equal to that of the feedback capacitor C2.
It is also possible to apply scheme 4) (i.e., auxiliary input compensation) to SC integrators [64] . As before, the correction reduces the low-frequency noise (including that due to charge injection), but it does not compensate for [66] .
Using the compensated integrators as building blocks, SC filters can thus be made insensitive to offset, 1 / f noise and finite-gain effects. As an illustration, Fig. 44 shows a gainand offset-compensated high-Q biquad [67] based on the modified version of the integrator of Fig. 43 .
An important application of offset-and gain-compensated integrators is in delta-sigma A/D converters. Lowfrequency noise and offset in the input integrator of the converter enters the output signal unfiltered, and hence should be suppressed. Also, in the cascade (MASH) architecture, the finite gain of the op-amp of the input stage allows the leakage of large unfiltered 1-b quantization noise into the output signal. Both problems can be remedied by using a compensated integrator in the input stage. Successful implementations of delta-sigma converters using offset-and gain-compensated front ends have been reported in [68]- [70] .
C. SC Filters with Very Large Time Constants
In some applications, the magnitudes lp;l of the poles realized by SC filters are much smaller than the cloclk frequency Js = 1/T. Since the time constants TC2IC1 of the integrators used in the filter are around 1/ Ip; 1 , now Ca/G1 % 1/( Ip; I . T ) > 1 is required. This results in large chip area requirements. To remedy this situation, severall ingenious schemes have been proposed. One option [72] is to use a T-cell attenuator at the input (Fig. 45) . As a resullt of the charge redistribution in the T-cell, the capacitance spread S = Cmax/Cmin can be reduced approximately tjo 6, and the chip area will be correspondingly smaller.
The T-cell integrator is sensitive to the stray capacitance in parallel with Cb, and it requires two large capacitors Fig. 46 . Analysis shows that the circuit is equivalent to an integrator with a capacitance ratio C2/C1 > I., followed by a voltage division by 1 + C2 ICs. If C1 = C3 FZ C2/v?? are chosen, the ideal performance of the circuit will be the same as that of the T-cell integrator; however, it is stray-insensitive, and it needs only one large capacitor, C:!.
A major flaw of both VLT circuits is their extreme sensitivity to offset, noise and charge-injection effects. To illustrate this point, consider the dc offset performance ib) A similar argument shows that charge injection will also cause a large output offset. While the explanation is not so obvious for the VLT integrator of Fig. 46 , it leads to a similar result: small dc offsets become amplified 100 times or more in the output signal of filters containing such stages.
To reduce this sensitivity, the VLT integrators should be compensated for their low-frequency noise, offset, and (if possible) charge injection. Figs. 48 and 49 illustrate the use of offset-storing capacitors in the circuits of Figs. 45 and 46, respectively [71] . These circuits reduce the lowfrequency noise, and also the finite-gain effect on the frequency response. The:y do not, however, compensate for charge feedthrough; hence, the VLT filters should make full use of the well-known techniques (fully differential circuitry, delayed-cutoff clock signals, dummy switches, etc.) for reducing clock-feedthrough effects.
The improvement in finite-gain performance afforded by the compensated integra.tors is illustrated in Fig. 50 . This shows the simulated gain responses of an eighth-order SC low-pass filter with Bessel-Chebyshev characteristics, a clock rate f S = 9.766 kHz and a cutoff frequency of 2.5 Hz. The circuit of Fig. 46 was used, with (top curve) and without (bottom curve) gain-and offset-compensation. An op-amp gain of only 40 dB was assumed. The ph!ase response is also distorted by the finite op-amp gain and restored by using CDS. Some applications such as electronic sensor interfaces require not only a very small offset and offset drift, but also very low noise. Often, the CHS technique is best suited to such applications. The electronics containing the frontend low-noise amplifier and the signal conditioning circuits, combined with the sensor, forms a microsystem which often has to be portable or stand alone, and is therefore battery powered. Hence, the power consumption of the electronics has to be small. It is therefore even more crucial to eliminate the l / , f noise and to reduce the noise down to the fundamental thermal noise which is mainly determined by the allowable current consumption of the input stage.
Examples of low-noise chopper amplifiers with a very low power consumption have been presented in [8] , [12] . The design objective was to reach the microvolt level for both offset and noise, with a bandwidth limited to a few hundred Hz, while maintaining the power consumption below 100 pW. This chopper amplifier used a selective stage with its center frequency locked to the chopper frequency in order to minimize the residual offset, as explained in Section 111. The chopper amplifier presented in Fig. 9 where the amplifier is replaced by a selective amplifier and the An example of such a band-pass filter is presented in Fig. 51 . The gain A, , , at the resonant frequency is given by the ratio gm 1 l,qYn4, where gml and gnL4 are the transconductances of the input and output stages, respectively. This ratio has to be large in order to have a sufficient dc gain for the chopper amplifier. Typically, for a dc gain of 500, the 9 T n l / g m 4 ratio has to be 617! This large gain imposes the use of linearized transconductors for realizing the integrators and the output load 1471, in order to limit the distortion and intermodulation. Another problem arising from this large gain is the mistuning effect resulting from the difference between the bias currents of the integrators. This is due to the fact that the offset of the input differential pair T1-T; appears at the low-pass output multiplied by the corresponding dc gain, while the band-pass output offset stays at zero. This offset voltage is fed to the input of differential pair T3-Ti and compensates the offset current due to the input differential pair, forcing the band-pass 
SIN?^ = --4ytkTRwLn
signal transfer function. This offset compensation can be realized as shown in Fig. 51 , by sensing the offset voltage with differential pair T5-T; at the low-pass output (i.e., at the input of differential pair T3-Ti and injecting the current necessary to compensate the offset current A I L using transistors TG-T/G. This compensation does not require any S/H action since the signal is mainly centered around the resonant frequency. The feedback loop can therefore be held closed continuously if a compensation capacitance (7. 1 is added at the output of differential pair T5-Tk to ensure stability.
The measured frequency responses of the selective amplifier and the chopper amplifier are shown in Fig. 52(a) and (b), respectively. The gain measured at the filter's 4 kH.z resonance frequency is equal to 56.8 dB, corresponding to where R N ,~ is the equivalent input thermal noise resistance of the selective amplifier, which is inversely proportional to the transconductance gml of the input differential pair.
Noise factor y is defined as the product g n , l R~Z I L and accounts for the excess thermal noise coming from sources other than the input stage.
The low-frequency output noise of the chopper amplifier has been measured and is shown in Fig. 53 . As expected, the l/f noise has disappeared, leaving a white noise PSD corresponding to an equivalent input-referred white noise of 43 nV/&, which can still be made lower at the expense of an increase of the input differential pair bias current and thus of the total power consumption.
The input and output chopper modulators are simply realized by four switches controlled by complementary phases, This leads to [8] , [12] It can easily be shown that the product AqR,, is independent of the switch width W and is minimum for a minimum channel length. Equations (44) and (45) show that there is a trade-off between the noise and the offset with respect to the chopper frequency: according to (45), the chopper frequency should be chosen as small as possible, but nevertheless equal to or larger than the amplifier's comer frequency. In the case where both offset and noise have to be minimized, it is useful to define a total noise power as the sum V2s + y<Ttn, where T/;yi7,, is the total input-referred noise mis voltage. An optimum value of the chopper frequency can be found such that this total noise power is minimum for a given signal bandwidth [8] .
The linear dependence of the input-referred offset on small tuning errors as indicated by (454, has been verified experimentally and is presented in Fig. 55 . An inputreferred offset as small as 0.5 pV and a sensitivity to the tuning error of 0.47 k'V per percent of mistuning has been measured.
In case the source resistance Rs is much larger than the switch on-resistance h!,n, the input offset is still given by (45) but R,, has to be replaced by Rs. Hence, the input offset increases quadratically with the source resistance which is in accordance with 1.he experimental results presented in Fig. 56 .
The offset voltage drift could not be measured, but other chopper-stabilized amplifier have reported extremely good stability. 
VII. CONCLUSIONS
A detailed comparison of the relative advantages and disadvantages of the CHS technique versus CDS was given earlier [7] , [8] . These are the main points. and replaces the I / f noise. If the chopping frequency is much larger than the noise corner frequency, then the baseband white noise in the output is only very slightly larger than it was without CHS. 4) As shown earlier, CDS can also be used to enhance the effective gain of the op-amps used in the signal processing. A continuous-time CHS system, by contrast, causes the op-amp to amplify a higher-1) CDS is inherently a sampled-data method; CHS is based on modulation rather than sampling, and hence can be used for continuous-time signals. 2) CDS reduces the low-frequency noise by highpasa filtering; CHS translates it to some out-of-band frequency.
)
The output noise of a CDS stage is normally dominated by the undersampled wideband noise; in a continuous-time CHS stage the noise spectrum is no1 folded, and hence l / f noise remains dominant in the baseband before the second modulation. After demodulation, white noise is folded into the baseband -----frequency signal, and hence its effective gain is usually reduced.
In conclusion, CDS is preferable in applications which inherently use sampled-data circuits (such as SC stages), so that the baseband noise behavior is not made worse by noise aliasing. Also, the dc offsets are eliminated, not just modulated to higher frequency, by CDS, which may improve the allowable signal swing. Finally, the gain-enhancing ability of CDS may be an important advantage in some applications. On the other hand, CHS is the method of choice if the system is a continuous-time one to start with, and if low baseband noise is an important requirement.
APPENDIX AUTOZEROED NOISE ANALYSIS
The autozeroed voltage 7 1 *~( t ) shown in Fig. 2 can be approximated by 
